## IN THE CLAIMS

Please amend the claims to read as indicated below.

- 1. (currently amended) A circuit comprising:
- a decoder for receiving a memory address within a memory address space of a processor, and converting said memory address into a row-address signal to drive a row of an active pixel sensor array, and a column-address that signal to drive a column of said active pixel sensor array, wherein said row signal and said column signal designate a position of a pixel in-an said active pixel sensor array.
- 2. (canceled)
- 3. (original) The circuit of claim 1, further comprising:
- a module for receiving a start address and an end address that designates a portion of said active pixel sensor array,
- wherein said module uses said start address and said end address to present a sequence of addresses that said decoder uses to sequentially access a plurality of pixels in said portion.
- 4. (original) The circuit of claim 1, further comprising a module for correcting for a condition selected from the group consisting of: an offset of said pixel, and a gain of said pixel.
  - 5. (original) The circuit of claim 1, wherein said active pixel sensor array senses an image, and wherein said circuit is employed for tracking a target in said image.
  - 6. (original) The circuit of claim 5, wherein said target is a star.
  - 7. (original) The circuit of claim 1,

wherein said pixel is one of a plurality of pixels in said active pixel sensor array, and wherein said circuit provides a signal to simultaneously extract charges from said plurality of pixels.

- 8. (original) The circuit of claim 7, wherein said plurality of pixels form a row of pixels in said active pixel sensor array.
  - 9. (original) The circuit of claim 7, wherein said charges are added together to yield a sum.
- 10. (original) The circuit of claim 9, further comprising a module for comparing said sum to a threshold value to determine whether a target image is represented by said plurality of pixels.
  - 11. (currently amended) An integrated circuit, comprising: an active pixel sensor array, and
  - a decoder for receiving a memory address within a memory address space of a processor, converting said memory address into a row-address signal to drive a row of an active pixel sensor array, and a column-address that signal to drive a column of said active pixel sensor array, wherein said row signal and said column signal designate a position of a pixel in-an said active pixel sensor array, and accessing said pixel based on said row-address signal and said column-address signal,

wherein said decoder maps said active pixel sensor array to said memory address space.

- 12. (original) The integrated circuit of claim 11, further comprising a converter for representing a charge read from said pixel as a digital value.
- 13. (original) The integrated circuit of claim 11, wherein said active pixel sensor array is configured of complementary metal oxide semiconductor (CMOS) devices.
  - 14. (canceled)

15. (previously presented) The integrated circuit of claim 11, further comprising a module for receiving a start address and an end address that designates a portion of said active pixel sensor array, wherein said module uses said start address and said end address to present a sequence of addresses to said decoder to access pixels in said portion.

- 16. (original) The integrated circuit of claim 11, further comprising a module to correct for a condition selected from the group consisting of: an offset of said pixel, and a gain of said pixel.
- 17. (original) The integrated circuit of claim 11, further comprising an amplifier for amplifying a charge read from said pixel.
- 18. (original) The integrated circuit of claim 11, wherein said pixel comprises an electron well and a gate to control integration time over said electron well.
- 19. (original) The integrated circuit of claim 11, wherein said pixel comprises a photodiode to collect a charge.
- 20. (original) The integrated circuit of claim 11, wherein said active pixel sensor array senses an image, and wherein said integrated circuit is employed for tracking a target in said image.
  - 21. (original) The integrated circuit of claim 20, wherein said target is a star.
  - 22 31. (canceled)
  - 32. (currently amended) A system comprising:
  - an active pixel sensor array;
  - a decoder for receiving a memory address, converting said memory address into a row-address signal to drive a row of an active pixel sensor array, and a column-address that signal to

drive a column of said active pixel sensor array, wherein said row signal and said column signal designate a position of a pixel in an active pixel sensor array, and accessing said pixel of said active pixel sensor array based on said row-address signal and said column address signal;

a converter for representing a charge read from said pixel as a digital value; and a microprocessor for providing said memory address and receiving said digital value, wherein said memory address is within a memory address space of said microprocessor, and wherein said decoder maps said active pixel sensor array to said memory address space.

- 33. (original) The system of claim 32, wherein said active pixel sensor array is configured of complementary metal oxide semiconductor (CMOS) devices.
  - 34. (canceled)
  - 35. (original) The system of claim 32,
  - wherein said microprocessor provides a start address and an end address that designates a portion of said active pixel sensor array, and
  - wherein said system further comprises a module that uses said start address and said end address to present a sequence of addresses to said decoder to access pixels in said portion.
- 36. (original) The system of claim 32, further comprising a module to correct for a condition selected from the group consisting of: an offset of said pixel, and a gain of said pixel.
- 37. (original) The system of claim 32, further comprising an amplifier for amplifying a charge read from said pixel.
- 38. (original) The system of claim 32, wherein said active pixel sensor array senses an image, and said system is employed for tracking a target in said image.

- 39. (original) The system of claim 38, wherein said target is a star.
- 40. (original) The system of claim 32, wherein said pixel wherein said microprocessor controls an integration time for a window that includes said pixel.
- 41. (original) The system of claim 32, wherein said microprocessor controls an integration time on a group of pixels of said active pixel sensor array.
- 42. (original) The system of claim 32, wherein said microprocessor addresses a sub-frame of view region of said active pixel sensor array.
- 43. (original) The system of claim 32, wherein said microprocessor manages a first sub-frame of said active pixel sensor array and a second sub-frame of said active pixel sensor array.
- 44. (original) The system of claim 43, wherein said first sub-frame has a first integration time and said second sub-frame has a second integration time.
- 45. (original) The system of claim 43, wherein said first and second sub-frame of view regions overlap one another.
- 46. (previously presented) The circuit of claim 1, wherein said decoder maps said active pixel sensor array to said memory address space.
- 47. (currently amended) The circuit of claim 1, wherein said decoder employs said row-address signal and said column-address signal to access said pixel.